With reduced size and improved substrate pitch, existing product functions provide a low cost, low risk path for the designer to achieve a higher level of integration. Reduced design time is possible utilizing individual die functions in a system in a package (SiP) approach compared to developing system on a chip (SOC) product.